# **N-Channel Power MOSFET 600 V, 1.2** Ω

#### Features

- Low ON Resistance
- Low Gate Charge
- ESD Diode–Protected Gate

Rating

• 100% Avalanche Tested

Drain-to-Source Voltage

• These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Symbol

V<sub>DSS</sub>


ABSOLUTE MAXIMUM RATINGS (T<sub>C</sub> = 25°C unless otherwise noted)




# **ON Semiconductor®**

#### www.onsemi.com

V <sub>DSS</sub> (@ T <sub>Jmax</sub> )	R <sub>DS(ON)</sub> (MAX) @ 3 A
650 V	1.2 Ω





$eq:linear_line$				
$\begin{array}{ c c c c c } \hline T_A = 100^\circ C, \ R_{\theta JC} \ (Note 1) & I_{DM} & I_{DM} & 28 \\ \hline Pulsed Drain Current, \\ V_{GS} @ 10 V & P_D & 35 \\ \hline Power Dissipation, \ R_{\theta JC} & P_D & 35 \\ \hline Gate-to-Source Voltage & V_{GS} & \pm 30 \\ \hline Single Pulse Avalanche Energy, \ L = 6.3 \ mH, \\ \ I_D = 6.0 \ A & I13 \\ \hline ESD \ (HBM) \ (JESD22-A114) & V_{esd} & 3000 \\ \hline RMS \ Isolation \ Voltage \\ (t = 0.3 \ sec., \ R.H. \le 30\%, \\ \ T_A = 25^\circ C) \ (Figure 13) & V_{ISO} & V_{ISO} \\ \hline Peak \ Diode \ Recovery \ (Note 2) & dv/dt & 4.5 \\ \hline MOSFET \ dV/dt & d0 \\ \hline MOSFET \ dV/dt & d0 \\ \hline Maximum \ Temperature \ for \ Soldering \ Leads & T_L & 260 \\ \hline Operating \ Junction \ and & T_J, \ T_{stg} & -55 \ to \\ \hline \end{array}$	Continuous Drain Current, $R_{\theta JC}$ (Note 1)	Ι <sub>D</sub>	7.1	Α
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		Ι <sub>D</sub>	4.5	A
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		I <sub>DM</sub>	28	A
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Power Dissipation, $R_{\theta JC}$	PD	35	W
$\begin{split} & I_{D} = 6.0 \ A & N_{S} & N_{S} & N_{S} & M_{S} \\ & ESD \ (HBM) \ (JESD22-A114) & V_{esd} & 3000 & M_{S} \\ & RMS \ Isolation \ Voltage & V_{ISO} & 4500 & V_{ISO} \\ & (t = 0.3 \ sec., \ R.H. \le 30\%, & V_{ISO} & 4500 & M_{S} \\ & T_{A} = 25^\circC) \ (Figure \ 13) & V_{ISO} & dv/dt & 4.5 & M_{S} \\ & Peak \ Diode \ Recovery \ (Note \ 2) & dv/dt & 4.5 & M_{S} \\ & MOSFET \ dV/dt & dV & d0 & M_{S} \\ & MOSFET \ dV/dt & d00 & M_{S} \\ & Continuous \ Source \ Current \ (Body \ Diode) & I_{S} & 6.0 & M_{S} \\ & Maximum \ Temperature \ for \ Soldering \ Leads & T_{L} & 260 & M_{S} \\ & Operating \ Junction \ and & T_{J, \ Tstg} & -55 \ to & Soldering \ Leads & T_{L} & Soldering \ Leads \\ \end{array} $	Gate-to-Source Voltage	V <sub>GS</sub>	±30	V
$ \begin{array}{c c} RMS \mbox{ Isolation Voltage} \\ (t = 0.3 \mbox{ sec.}, \mbox{ R.H.} \le 30\%, \\ T_A = 25^\circ \mbox{C} \mbox{ (Figure 13)} \end{array} & \begin{array}{c} V_{\rm ISO} \\ dv/dt \\ dv/dt \\ dt $	с с,	E <sub>AS</sub>	113	mJ
$ \begin{array}{c c} (t=0.3 \mbox{ sec.}, R.H. \leq 30\%, \\ T_A=25^{\circ}C) \mbox{ (Figure 13)} \end{array} & \label{eq:rescaled} \end{tabular} \\ \hline Peak Diode Recovery (Note 2) & dv/dt & 4.5 & V \\ \hline MOSFET dV/dt & dV/dt & 60 & V \\ \hline Continuous Source Current (Body Diode) & I_S & 6.0 & V \\ \hline Maximum Temperature for Soldering Leads & T_L & 260 & V \\ \hline Operating Junction and & T_J, T_{stg} & -55 \ to & V \\ \hline \end{array} $	ESD (HBM) (JESD22–A114)	V <sub>esd</sub>	3000	V
MOSFET dV/dt    dV/dt    60    N      Continuous Source Current (Body Diode)    I <sub>S</sub> 6.0    N      Maximum Temperature for Soldering Leads    T <sub>L</sub> 260    1      Operating Junction and    T <sub>J</sub> , T <sub>stg</sub> -55 to    1	(t = 0.3 sec., R.H. ≤ 30%,	V <sub>ISO</sub>	4500	V
Continuous Source Current (Body Diode)    IS    6.0      Maximum Temperature for Soldering Leads    TL    260      Operating Junction and    TJ, Tstg    -55 to	Peak Diode Recovery (Note 2)	dv/dt	4.5	V/ns
Maximum Temperature for Soldering Leads  TL  260    Operating Junction and  TJ, Tstg  -55 to	MOSFET dV/dt	dV/dt	60	V/ns
Operating Junction and  TJ, Tstg  -55 to	Continuous Source Current (Body Diode)	۱ <sub>S</sub>	6.0	А
, o, o,g	Maximum Temperature for Soldering Leads	TL	260	°C
Storage Temperature Range 150	Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	–55 to 150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Limited by maximum junction temperature

2.  $I_{SD} = 6.0$  Å, di/dt  $\leq 100$  Å/ $\mu$ s,  $V_{DD} \leq BV_{DSS}$ ,  $T_J = +150^{\circ}C$ 

#### **ORDERING AND MARKING INFORMATION**

See detailed ordering, marking and shipping information on page 6 of this data sheet.

Unit

v

Value

600

#### THERMAL RESISTANCE

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{ ext{ heta}JC}$	3.6	°C/W
Junction-to-Ambient Steady State (Note 3)	$R_{\thetaJA}$	50	

3. Insertion mounted


#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted)

Characteristic	Test Conditions		Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS								
Drain-to-Source Breakdown Voltage	$V_{GS}$ = 0 V, $I_D$ = 1 mA		BV <sub>DSS</sub>	600			V	
Breakdown Voltage Temperature Co- efficient	Reference to 25°C, $I_D = 1 \text{ mA}$		$\Delta BV_{DSS}/\Delta T_{J}$		0.6		V/°C	
Drain-to-Source Leakage Current		25°C	I <sub>DSS</sub>			1	μA	
	$V_{DS} = 600 \text{ V}, V_{GS} = 0 \text{ V}$	150°C				50		
Gate-to-Source Forward Leakage	$V_{GS} = \pm 20 \text{ V}$	•	I <sub>GSS</sub>			±10	μA	
ON CHARACTERISTICS (Note 4)								
Static Drain-to-Source On-Resistance	$V_{GS}$ = 10 V, I <sub>D</sub> = 3.0 A		R <sub>DS(on)</sub>		0.98	1.2	Ω	
Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 100 \ \mu A$	۱.	V <sub>GS(th)</sub>	3.0	3.9	4.5	V	
Forward Transconductance	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 3.0 A		9 <sub>FS</sub>		5.0		S	
OYNAMIC CHARACTERISTICS								
Input Capacitance (Note 5)			C <sub>iss</sub>	738	923	1107	pF	
Output Capacitance (Note 5)	$V_{DS} = 25 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$		C <sub>oss</sub>	90	106	125		
Reverse Transfer Capacitance (Note 5)	f = 1.0 MHz		C <sub>rss</sub>	15	23	30		
Total Gate Charge (Note 5)			Qg	15.5	31	47	nC	
Gate-to-Source Charge (Note 5)			Q <sub>gs</sub>	3	6.3	9.5		
Gate-to-Drain ("Miller") Charge (Note 5)	Vpp = 300 V. lp = 6.0 A.		Q <sub>gd</sub>	8	17	24.5	1	
Plateau Voltage			V <sub>GP</sub>		6.4		V	
Gate Resistance			Rg		3.2		Ω	
RESISTIVE SWITCHING CHARACTERI	STICS		•		•			
Turn-On Delay Time			t <sub>d(on)</sub>		13		ns	
Rise Time	V <sub>DD</sub> = 300 V, I <sub>D</sub> = 6.0 A,		t <sub>r</sub>		17		1	
Turn-Off Delay Time	$V_{GS} = 10 \text{ V}, \text{ R}_{G} = 5 \Omega$		t <sub>d(off)</sub>		30	1	1	
Fall Time			t <sub>f</sub>		28	1		
SOURCE-DRAIN DIODE CHARACTER	<b>STICS</b> (T <sub>C</sub> = 25°C unless other	vise noted)	)		-	-	-	
Diode Forward Voltage	I <sub>S</sub> = 6.0 A, V <sub>GS</sub> = 0 V	,	V <sub>SD</sub>			1.6	V	
Reverse Recovery Time	V <sub>GS</sub> = 0 V, V <sub>DD</sub> = 30 V		t <sub>rr</sub>		338		ns	
Reverse Recovery Charge	I <sub>S</sub> = 6.0 A, di/dt = 100 A/µ	ιS	Q <sub>rr</sub>		2.0	1	μC	


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 4. Pulse Width  $\leq$  380 µs, Duty Cycle  $\leq$  2%.

5. Guaranteed by design.

#### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**



## **TYPICAL CHARACTERISTICS**





Figure 12. Thermal Impedance for NDF06N60Z





Measurement made between leads and heatsink with all leads shorted together.


\*For additional mounting information, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **ORDERING INFORMATION**

Order Number	Package	Shipping <sup>†</sup>
NDF06N60ZG	TO–220FP (Pb–Free, Halogen–Free)	50 Units / Rail
NDF06N60ZH	TO-220FP (Pb-Free, Halogen-Free)	50 Units / Rail

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### MARKING DIAGRAMS




= Location Code А Υ

- WW = Work Week
- G, H = Pb-Free, Halogen-Free Package

#### PACKAGE DIMENSIONS

#### TO-220 FULLPACK, 3-LEAD CASE 221AH

**ISSUE F** 




NOTES: DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

- CONTROLLING DIMENSION: MILLIMETERS.
  CONTOUR UNCONTROLLED IN THIS AREA.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH AND GATE PROTRUSIONS. MOLD FLASH AND GATE PROTRUSIONS NOT TO 4. EXCEED 0.13 PER SIDE. THESE DIMENSIONS ARE TO BE MEASURED AT OUTERMOST EXTREME OF THE PLASTIC BODY. DIMENSION b2 DOES NOT INCLUDE DAMBAR PROTRUSION. LEAD WIDTH INCLUDING PROTRUSION SHALL NOT EXCEED 2.00.

- CONTOURS AND FEATURES OF THE MOLDED PACKAGE BODY 6. MAY VARY WITHIN THE ENVELOP DEFINED BY DIMENSIONS A1 AND H1 FOR MANUFACTURING PURPOSES.

	MILLIMETERS		
DIM	MIN	MAX	
Α	4.30	4.70	
A1	2.50	2.90	
A2	2.50	2.90	
b	0.54	0.84	
b2	1.10	1.40	
C	0.49	0.79	
D	14.70	15.30	
Е	9.70	10.30	
е	2.54 BSC		
H1	6.60	7.10	
L	12.50	14.73	
L1		2.80	
Ρ	3.00	3.40	
Q	2.80	3.20	

SECTION D-D



ALTERNATE CONSTRUCTION

NOTE 6 **SECTION A-A** 

ON Semiconductor and the unarregistered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and evaponees and reasonable attraction does out of directive any deim of expression inverted expression and the experient of evaponets on the directive and evaponets on the organization and evaponets on the organization in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unautho expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even is such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative